PIC18F2520-I/ML【PDF 50/151 页】IC PIC MCU FLASH 16KX16 28QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3832

46页 47页 48页 49页 [50页]51页 52页 53页 54页

2011-2012 Microchip Technology Inc.

Preliminary

DS41579C-page 317

PIC16(L)F1782/3

27.0 ENHANCED UNIVERSAL

SYNCHRONOUS

ASYNCHRONOUS RECEIVER

TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous

Receiver Transmitter (EUSART) module is a serial I/O

communications peripheral. It contains all the clock

generators, shift registers and data buffers necessary

to perform an input or output serial data transfer

independent of device program execution. The

EUSART, also known as a Serial Communications

Interface (SCI), can be configured as a full-duplex

asynchronous system or half-duplex synchronous

system.

Full-Duplex

mode

useful

for

communications with peripheral systems, such as CRT

terminals and personal computers. Half-Duplex

Synchronous mode is intended for communications

with peripheral devices, such as A/D or D/A integrated

circuits, serial EEPROMs or other microcontrollers.

These devices typically do not have internal clocks for

baud rate generation and require the external clock

signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

Full-duplex asynchronous transmit and receive

Two-character input buffer

One-character output buffer

Programmable 8-bit or 9-bit character length

Address detection in 9-bit mode

Input buffer overrun error detection

Received character framing error detection

Half-duplex synchronous master

Half-duplex synchronous slave

Programmable clock polarity in synchronous

modes

Sleep operation

The EUSART module implements the following

additional features, making it ideally suited for use in

Local Interconnect Network (LIN) bus systems:

Automatic detection and calibration of the baud rate

Wake-up on Break reception

13-bit Break character transmit

Block diagrams of the EUSART transmitter and

receiver are shown in Figure 27-1 and Figure 27-2.

FIGURE 27-1:

EUSART TRANSMIT BLOCK DIAGRAM

TXIF

TXIE

Interrupt

TXEN

TX9D

MSb

LSb

Data Bus

TXREG Register

Transmit Shift Register (TSR)

(8)

TX9

TRMT

SPEN

TX/CK pin

Pin Buffer

and Control

SPBRGL

SPBRGH

BRG16

FOSC

÷ n

+ 1

Multiplier

x16 x64

SYNC

1X00

BRGH

X110

BRG16

X101

Baud Rate Generator

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式